

180 MS/s 16-Bit PCI Express Digitizer

2 channels sampled at 16-bit resolution 180 MS/s simultaneous real-time sampling rate on each input ± 200 mV to ± 16 V input range FIFO streaming mode Dual DMA engines AlazarDSO oscilloscope software Software Development Kit supports C/C++, C#, VB and LabVIEW

be embedded into the customer's equipment.

for Windows or a Linux based ATS-Linux.

power, half-length PCI Express card.

ATS9462issuppliedwithAlazarDSOsoftwarethatlets

Users who need to integrate the ATS9462 in their own

program can purchase a software development kit, ATS-SDK for C/C++ and VB, or ATS-VI for LabVIEW

All of this advanced functionality is packaged in a low

theusergetstartedimmediatelywithouthavingtogo through a software development process.

Overview

ATS9462 is a 4-lane PCI Express (PCIe x4), dual-channel, high resolution, 16 bit, 180 MS/s waveform digitizer card capable of streaming acquired data to PC memory at rates up to 720 MB/s. ATS9462 does not have any on-board acquisition memory.

Users can capture data from one trigger or a burst of triggers. Users can also stream very large datasets continuously to PC memory or hard disk.

ATS9462 allows users to build real-time data acquisi-tion systems even under the Windows or Linux oper-ating systems, as users are allowed to read acquired data even while the next acquisition is in progress.

ATS9462 PCI digitizers are an ideal solution for cost sensitive OEM applications that require a digitizer to

| Product | Bus | Operating System | Channels | Samı Ra |
|---------|---------|-----------------------------------|----------|---------------|
| ATS9462 | PCIe x4 | Windows2K/XP, Vista, Linux 2.6 | 2 | 180 I to 1 |



PCI Express Bus Interface

ATS9462 interfaces to the host computer using a 4-lane PCI Express bus. Each lane operates at 2.5 Gbps. PCIe bus specification v1.0a and v1.1 are supported.

AccordingtoPCIespecification,a4-laneboardcanbe

plugged into any 4-lane, 8-lane or 16-lane slot, but not into a 1-lane slot. As such, ATS9462 requires at least one free 4-lane, 8-lane or 16-lane slot on the motherboard.

The physical and logical PCIe x4 interface is provided by an on-board FPGA, which also integrates acquisi-tioncontrolfunctions, memory management functi ons and acquisition datapath. This very high degree of integration allows for optimum product reliability.

PCI Express is a relatively new bus and, as such, throughputperformancemayvaryfrommotherboard to motherboard. AlazarTech's 720 MB/s benchmarks were done using a Dell Precision 390 workstation that uses the server-class Intel 955X Express chipset.

At the time of release of ATS9462, desktop-class PCI

ATS9462 180 MS/s 16-Bit PCI Express Digitizer

Express chipsets, such as the Intel G965 Express, provided data throughput closer to 400 MB/s.

Users must always be wary of throughput specifica-tions from manufacturers of waveform digitizers.

Someunscrupulousmanufacturerstendtospecifythe raw, burst-mode throughput of the bus. AlazarTech, on the other hand, specifies the benchmarked sus-tained throughput. To achieve such high throughput, agreatdealofproprietarymemorymanagementlogic and kernel mode drivers have been designed.



Analog Input

An ATS9462 features two analog input channels with extensive functionality. Each channel has 65 MHz of full power analog input bandwidth. With software selectableattenuation, you can achieve an input volt-age range of ± 200 mV to ± 16 V. Attenuating probes (sold separately) can extend the voltage range even higher.

Software selectable AC or DC coupling further in-creases the signal measurement capability. Software selectable 50Ω input impedance makes it easy to interface to high speed RF signals.

For applications that require the best signal integrity, an Amplifier Bypass Mode is available as a standard feature. This feature increases the SNR to 75 dB, increases input bandwith to 85 MHz while leaving the input range fixed at a nominal value of \pm 550 mV.

Acquisition System

ATS9462 PCI digitizers use a pair of state of the art 180MS/s,16-bitADCstodigitizetheinputsignals. The real-time sampling rate ranges from 180 MS/s down to 1 KS/s. The two channels are guaranteed to be simultaneous, as they share the exact same clock.

An acquisition can consist of multiple records, with each record being captured as a result of one trigger event. A record can only contain post-trigger data.

Infinite number of triggers can be captured by ATS9462.

In between the multiple triggers being captured, the acquisitionsystemisre-armedbythehardwarewithin 32 sampling clock cycles.

This mode of capture, sometimes referred to as Multiple Record, is very useful for capturing data in applications with a very rapid or unpredictable trigger rate. Examples of such applications include medical imaging, ultrasonic testing, OCT and NMR spectroscopy.

On-Board Acquisition Memory

There is no on-board acquisition memory on the ATS9462.

PC memory is used for data storage, thanks to the on-board FIFOs and AlazarTech's advanced DMA engines.

FIFO Streaming Mode

A FIFO-based streaming mode is used on the ATS9462. This mode allows the operation of the board without any on-board acquisition memory.

FIFO streaming can work for both single record and multiple record acquisitions. The only restrictions are that there can be no pre-trigger acquisition, no time-stamping and no buffer headers. It is also possible to stream a very long, gapless da-taset using the on-board FIFOs.

In short, FIFO Streaming Mode has been designed for scanning applications such as OCT, ultrasonic inspec-tion, radar and lidar.

FPGA Customization

AnumberofOEMapplicationsrequirereal-timesignal processing of the digitized data. ATS9462 contains a large FPGA (Altera EP2SGX60) that is only 65% full. There are ample resources, including hardware multipliers, to implement FIR filters, demodulation, IQ detection, DDC, FFT etc.

All customization work has to be done at AlazarTech factory. Contact the factory to discuss your specific needs.

Software Selectable Bandwidth Limit

A majority of applications for PCI digitizers require oversampling of input signal, i.e. the frequency of the analog signal being digitized is a factor of 5 or 6 lower than the sample rate or even the Nyquist rate.

ATS9462 features a software-controlled bandwidth limit switch, which reduces high frequency noise and improves signal to noise ratio. This switch is independently selectable for each input channel.

When selected, bandwidth limit switch can reduce the input bandwidth of a particular input to be ap-proximately 20 MHz.

Natural Input Range

A waveform digitizer provides the best dynamic per-formance when it is operated within its Natural Input Range (NIR). The NIR of a digitizer is defined as the input range for which the input signal has the mini-mum amount of gain or attenuation.

Minimum gain ensures that there is a minimum amount of noise that is injected into the signal due to amplification. Minimum attenuation ensures that the ratio between the signal amplitude and the ground noise is the highest.

NIR for the ATS9462 is the ± 800 Volt input range.

Amplifier Bypass Mode

To obtain optimum dynamic performance, choose the Amplifier Bypass Mode. This mode comes standard with the ATS9462.

Each channel can be independently bypassed using on-board DIP-switches.

Once the amplifier has been bypassed, the input for that channel has 50Ω impedance, DC coupling and a 550 mV full scale input range. Diode protection is still included, but users should avoid saturation of the input beyond 120% of full scale



Version 1.0 w w w . a l a z a r t e c h . c o m

ATS9462

180 MS/s 16-Bit PCI Express Digitizer

Triggering

operand.

Theusercanspecifythenumberofrecordstocapture in an acquisition, the length of each record and the amount of pre-trigger data.

A programmable trigger delay can also be set by the user. This is very useful for capturing the signal of interest in a pulse-echo application, such as ultra-sound, radar, lidar etc.

Timebase

latos: a 10 MHz TCXO that is multiplied to produce the 180 MHz and 160 MHz sampling rate; a 125 MHz crystal oscillator provides the 125 MS/s sample rate; and a 100 MHz crystal oscillator that provides 100 MS/s and lower sampling rates.

Optional External Clock

While the ATS9462 features low jitter, high reliability

digital triggering options, such as programmable trigger thresholds and slope on any of the input channels or the External Trigger input. Whilemostoscilloscopesofferonlyonetriggerengine,

The ATS9462 is equipped with sophisticated

ATS9462 offers two trigger engines (called Engines X and Y). This allows the user to combine the two engines using a logical OR, AND or XOR

Timebase on the ATS9462 can be controlled either by on-board clock sources or by optional External Clock.

On-boardclocksourcesconsistofthreedifferentoscil-

125MHzand100MHzcrystaloscillatorsanda10MHz TCXOasthesourceofthetimebasesystem,theremay be occasions when digitizing has to be synchronized to an external clock source.

ATS9462ExternalClockoptionprovidesanSMAinput for an external clock signal, which can be a sine wave or LVTTL signal.

A new sample is taken by the on-board ADCs for each rising (or falling) edge of this External Clock

External Clock: 1 MHz
$$\leq f_{EXT} \leq$$
 180 MHz

The active edge of the external clock is software

10 MHz Clock Reference

It is possible to generate the sampling clock based on a 10 MHz reference input. This is useful for RF systems that use a common 10 MHz reference clock.

ATS9462 uses an on-board PLL to generate the high frequency clock. Clock frequencies in the range of 150 MHz to 180 MHz can be generated with a 1 MHz resolution.

AUX Connector

ATS9462 provides an AUX (Auxiliary) BNC connec-tor that is configured as a Trigger Output connector upon by default.

Software

ATS9462 is supplied with the powerful AlazarDSO software that allows the user to setup the acquisi-tion hardware and capture, display and archive the signals.

A Windows compatible software development kit, ATS-SDK is also offered. It allows programs writ-ten in C/C++ and VisualBASIC to fully control the ATS9462.

A set of high performance VIs for LabVIEW 6.1 and higher, called ATS-VI, can also be purchased.

signal.

Input impedance for the External Clock input is fixed at 50 Ω . Input coupling for the external clock input is user-programmable between AC and DC coupling.

In order to operate the ADC under optimal conditions, the user must set the appropriate frequency range for the external clock being supplied. The following ranges are supported:

```
Slow External Clock: f
```

se-lectable between the rising or falling edge.

When configured as a Trigger Output, AUX BNC con-nector outputs a 5 Volt TTL signal synchronous to the ATS9462Triggersignal, allowinguserstosynchronize their test systems to the ATS9462 Trigger.

When combined with the Trigger Delay feature of the ATS9462, this option is ideal for ultrasonic and other pulse-echo imaging applications.

Other uses of AUX connector include its use as a Trigger Enable Input and Clock Output.

Calibration

Every ATS9462 digitizer is factory calibrated to NIST-traceable standards. To recalibrate an ATS9462, the digitizer must either be shipped back to the factory or a qualified metrology lab.

A Linux based software development kit, ATS-Linux, is also available. Linux kernel versions up to v2.6 are supported.





System Requirements

Personal computer with at least one free x4, x8 or x16 PCI Ex-press (v1.0a or v1.1) slot, 512 MB RAM, 100 MB of free hard disk space, SVGA

display adaptor and monitor with at least a 1024 x 768 resolution.

Power Requirements

+12V +3.3V 1.2 A, typical 1.1 A, typical

250 g

Physical

Size

Weight

I/O Connectors

CH A, CH B, TRIG IN, AUX I/O ECLK

BNC female connectors SMA female connector

Single slot, half length PCI card

(4.2 inches x 7.8 inches)

Environmental

Operating temperature0 to 55 degrees CelciusStorage temperature-20 to 70 degrees CelciusRelative humidity5 to 95%, non-condensing

Acquisition System

16 bits Resolution Bandwidth (-3dB) DC-coupled, $1M\Omega$ DC - 65 MHz DC-coupled, 50Ω DC - 65 MHz 10 Hz - 65 MHz AC-coupled, $1M\Omega$ AC-coupled, 50Ω 100KHz - 65 MHz Bandwidth flatness: ± 1dB Number of channels 2, simultaneously sampled Maximum Sample Rate 180 MS/s single shot Minimum Sample Rate 1 KS/s single shot for internal clocking Full Scale Input ranges $1 M\Omega$ input ±200mV, ±400mV, ±800mV, impedance: $\pm 2V$, $\pm 4V$, $\pm 8V$, and $\pm 16V$, software selectable ±200mV, ±400mV, ±800mV, 50 Ω input impedance: $\pm 2V$, and $\pm 4V$, software selectable DC accuracy ±2% of full scale in all ranges Input coupling AC or DC, software selectable 50Ω or $1M\Omega \pm 1\%$ in parallel Input impedance with 50 pF ±10pF, software selectable Input protection $1 M \Omega$ ±28V (DC + peak AC for CH A, CH B and EXT only without exter nal attenuation) 50Ω ±4V (DC + peak AC for CH A, CH B and EXT only without exter

Amplifier Bypass Mode

| Standard Feature DIP Switch selectable | Yes Yes, independently for each channel |
|---|---|
| Input Range Input Coupling | Approx. 550 mV rms DC, irrespective of the input |
| | coupling setting for the channel |

nal attenuation)

| Input Impedance | 50 Ω , irrespective of the input impedance setting for the chan nel |
|-------------------------------------|--|
| Input bandwidth (-3dB) | 85 MHz |
| Timebase System Timebase options | Internal Clock or External Clock (Optional) |
| Internal Sample Rates | 180 MS/s, 160 MS/s, 125 MS/s, 100 MS/s, 50 MS/s, 20 MS/s, 10 MS/s, 5 MS/s, 2 MS/s, 1 MS/s, 500 KS/s, 200 KS/s, 100KS/s, 50 KS/s, 20 KS/s, 10 KS/s, 5 KS/s, 2 KS/s, 1 KS/s |
| Internal Clock accuracy | ±2 ppm for 180MS/s & 160MS/s ±25 ppm for 125 MS/s and lower |

Dynamic Parameters

Typical values measured using a randomly selected ATS9462 with Amplifier Bypass Mode. Input was provided by a HP8656A signal generator, followed by a 9-pole, 1 MHz band-pass filter (TTE Q36T-1M-100K-50-720B). Input frequency was set at 1 MHz and output amplitude was 520 mV rms, which was approximately 95% of the full scale input.

SNR 72.9 dB SINAD 72.3 dB THD -83 dB SFDR -82 dB

Note that these dynamic parameters may vary from one unit to another, with input frequency and with the full scale input range selected.

Optional ECLK (External Clock) Input

Signal Level ±200mV Sine wave or 3.3V LVTTL Input impedance 50Ω Maximum frequency 180 MHz for Fast External Clock 10 MHz for Slow External Clock Minimum frequency 1 MHz for Fast External Clock DC for Slow External Clock Decimation factor Software selectable from 1 to 100,000 Sampling Edge Rising or Falling, software selectable

Version 1.0 w w w . a l a z a r t e c h . c o m



Optional 10 MHz Reference Input

Signal Level Input impedance Input Coupling Input Frequency Sampling Clock Freq. ±200mV Sine wave or 3.3V LVTTL 50Ω AC coupled 10 MHz ± 0.25 MHz 150 MHz to 180 MHz with 1 MHz resolution

ATS9462 180 MS/s 16-Bit PCI Express Digitizer

Triggering System Mode Edge triggering with hysteresis Comparator Type Digital comparators for inter-nal (CH A, CHB) triggering and analog comparators for TRIG IN (External) triggering Number of Trigger Engines 2 Trigger Engine Combination OR, AND, XOR, selectable Trigger Engine Source CH A, CH B, EXT, Software or None, independently software selectable for each of the two Trigger Engines Hysteresis ±5% of full scale input, typical Trigger sensitivity $\pm 10\%$ of full scale input range. This implies that the trigger sys-tem may not trigger reliably if the input has an amplitude less than $\pm 10\%$ of full scale input range selected Trigger level accuracy $\pm 5\%$, typical, of full scale input range of the

Bandwidth65 MHzTrigger Delay Software selectable from 0 to 9,999,999 sampling
clock cyclesTrigger Timeout Software selectable with a 10 us resolution.
Maximum settable value is 3,600
seconds. Can also be disabled to wait
indefinitely for a trigger event

selected trigger source

TRIG IN (External Trigger) Input

Input impedance 1 M Ω in parallel with 50pF ±10pF Bandwidth (-3dB) DC-coupled DC - 25 MHz AC-coupled 10 Hz - 25 MHz

Input range $\pm 5V$ or $\pm 1V$, software selectable

DC accuracy ±10% of full scale input Input protection ±28V (D

±28V (DC + peak AC without

external attenuation) Coupling AC or

DC, software selectable

TRIG OUT Output

Connector Used AUX Output Signal 5 Volt TTL Synchronization Synchronized to rising edge of

sampling clock

Install Disk

Certification and Compliances

CE Compliance All specifications are subject to change without notice

ORDERING INFORMATION

| ATS9462 | ATS9462-001 |
|---------------------------------|--------------|
| | |
| ATS9462: External Clock Upgrade | ATS9462-004 |
| | |
| C/C++, VB SDK for ATS9462 | ATS9462-SDK |
| | |
| LabVIEW VI for ATS9462 | ATS9462-VI |
| Linux Driver for ATS9462 | ATS9462-LIN |
| LINUX Driver for AT39462 | AI 3740Z-LIN |
| | |

ATS9462 ATS9462-001 ATS9462: External Clock Upgrade ATS9462-004 C/C++, VB SDK for ATS9462 ATS9462-SDK LabVIEW VI for ATS9462 ATS9462-VI Linux Driver for ATS9462 ATS9462-LIN

Materials Supplied ATS9462 PCI Card ATS9462 Hardware Manual ATS9462 北京迪阳世纪科技有限责任公司中国代理

010-62156134 62169728 www.pc17.com.cn

Version 1.0